

SoC design methodology

Using SystemC

Bart Vanthournout

© CoWare, Inc. 1997-2003

CoWare Confidential



Agenda


- ESL trends
 - Network on Chip, Application Specific processors (ASIP)
 - SoC design requirements, Abstraction levels
- SystemC Transaction level modeling
- CoWare tools

© CoWare, Inc. 1997-2003

CoWare Confidential



Key Challenges With Chip Design



Software effort overtakes hardware effort at 130 nm

Architecture effort overtakes physical design at 90 nm

Source: IBS, November 2002
© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

What is changing

- Magarshack & Paulin (DAC'03)
 - *Cause:*
 - Shrinking of design technology
 - Increase in NRE cost for manufacturing (>1M\$) and design (10-100M\$) of SoC
 - For non multi-million chip volume cost needs to be amortized over multiple products
 - *Observation:*
 - IP reuse is not sufficient
 - IP is not fixed with shrinking technologies leading to verification and design-for test issues
 - *Methodology Requirement:*
 - Need for revolutionary design methods enabling:
 - Faster 'Time To Market' through IP reuse, standard communication interfaces and scalable interconnect topology (NoC)
 - Increased flexibility through SW programmability and configurable HW
 - Enable to map an application to a platform to increase the productivity of a platform user

© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

What is changing

- Magarshack & Paulin (DAC'03)

- *Solution:*

- Emergence of flexible, domain-specific, SW programmable platforms (processor, IP, interconnect)
 - Methodology based on 4 distinct abstraction levels
 1. System application design
 - embedded SW and platform configuration specification
 2. Multiprocessor SoC platform design
 - specification, assembly and configuration of IP blocks
 3. Highlevel IP block design
 - ASIP, interconnect, HW IP for standards, standard I/O devices, etc
 4. Semiconductor technology and basic IP
 - Process dependencies

- *Tool requirement:*

- Correctly map of highlevel abstraction to the lower layers
 - Topdown methodology

What is changing

- Sangiovanni-Vincentelli & Grant Martin (CASES'01)

- Embedded SW design Vision*

- *Situation:*

- Embedded SW is an implementation choice for a function that can be implemented as HW as well
 - Increasingly more ESW due to platform based design, where re-use and programmability are used to share development cost


- *Methodology Requirement:*

- Capture system requirements at higher levels of abstraction
 - Close interaction between HW/platform definition and the ESW that will run on it
 - Platform definition based on understanding of applications that will run on it
 - SW design with good characterisation of the HW

- *Solution:*

- Need to define a topdown methodology taking a global view on all interacting aspects of the system

SoC designs of the future



- **Design questions**
 - Algorithm mapping
 - SW development
 - Custom HW design
- **IP questions**
 - Reuse
 - Selection
 - Configuration
- **Architecture questions**
 - Optimization
 - Exploration


Why NoC?

- Shrinking technology Leads to new interconnect strategies
 - Benini & de Michele (DATE 2002):
 - “Delays on wires will dominate:
global wires spanning a significant fraction of the chip size will carry signals whose propagation delay will exceed the clock period.”
 - K. Goossens & Van Meerbergen (DATE 2002):
 - “A NOC hardware architecture based on a packet-switched router network ... breaks the fatal global timing closure loop by separating inter-IP from intra-IP communication, and can so reduce global design iterations.”
- What is NoC?
 - Less but 'programmable' wires by introducing switches (routers).
 - Shared bus: communication bottleneck
 - Point to point connection: many under-utilized long wires
 - Structured approach to interconnect; wires are either
 - short to get on the network,
 - router to router.
 - Separation of computation (IPs) and communication (NOC)

Interconnect Trends - today

System on Chip

Requirements




- | | |
|--|---------------------------------|
| X - connect up to hundred Resources | X - platform scalability |
| ✓ - I/O requirements GBit/s range | X - power efficiency |
| X - traffic management / QoS | ✓ - latency |

© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Future SoC Interconnect Challenges




- Physical
 - Clock distribution
 - Latency management
 - Transaction integrity
- Functional
 - Traffic management
 - Allocation of resources
 - Signalization

© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Why ASIPs? The Energy-Flexibility Gap



Source: T.Noll, RWTH Aachen

11

© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Why ASIPs – technological and economical

Technological

- Power/Energy Efficient heterogeneous Processing Platforms in Mobile Communication
- Application Specific High Performance Requirements (Network Processors)

Economical

- Simple, but cost-sensitive Applications
 - Cost (No Royalty and licence Fee)
- IP Protection and Reuse (IP is about applications)
- Verification
- Time-to-market, development time reduction
- Flexibility through programmability

© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare


Energy Efficiency – Optimization Example (I)



Intrinsic: refers to useful arithmetic operations / data routing

→ Intrinsic energy nearly scheduling-independent
(serial/parallel processing does not matter)

Energy Efficiency – Optimization Example (II)



Measurement results:

- overhead power nearly constant
- intrinsic energy nearly constant (only scheduling changed)

→ reduce overhead energy

Constructive ASIP Design Approach

Start with minimum „basic instruction set architecture“ e.g. a register-register RISC architecture:

Load/Store	read/write memory and I/O
Arithmetic	+, -, *, arith. shift, abs
Logic	and, or, xor, logical shift
Control	compare-set-status, uncond. and cond branches, branch to subroutine, return from subroutine, stop run

→ apply application-specific optimization („constructive“)

Optimization steps towards “best fit”

- ***exploit regularity/parallelism in data flow/data storage***
 - optimize data organization and interfaces
 - use appropriate memory and I/O bandwidth
- ***exploit regularity/parallelism in operation***
 - chain, parallelize and pipeline operations
 - optimize frequently executed blocks like loop bodies
 - provide the right degree of parallelism (functional units)
 - use only resources that are really needed
- ***optimized control of computations***
 - add instructions/control mechanisms to exploit parallel funct. units
 - use high instruction coding density
 - use low-power guarding techniques and clock gating
 - smart low-power encoding techniques to decrease toggle count

CoWare's system design vision

Create System specification

- Functional description
- *Identify IP reuse and platform requirements*

HW/SW architecture specification / Platform design

- Highlevel HW/SW architecture exploration
- *'Programmers view' model, to enable SW design and HW/SW trade-offs*


HW implementation

- Platform HW refinement, interconnect micro architecture definition

Technology mapping



- RTL

It's time to move up, yet again!



TopDown Design

Executable specification (UT description)



- Take algorithm and map it to an application platform
- Ensure HW/SW communication is implemented correctly on the platform

- Reuse application platform over many designs
- Simulation speed sufficient to do development of large pieces of SW

© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Transaction level modeling


© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Transaction Level Modeling: What Is It?

A Higher Level Of Abstraction For Communication




- RTL: The bus is merely wires
 - Each device on the bus has a pin-accurate interface
 - Each device interface must implement the bus protocol
- TLM: The bus model is key
 - Bus model enforces the bus protocol
 - Each device communicates via transaction level API
 - Less code, fewer pins, fewer events => much faster

© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Range of abstraction levels covered by TLM




© CoWare, Inc. 1997-2003

CoWare Confidential


CoWare

IP structure at TLM

Communication versus Behavior




Transaction Level Modeling



- SW developers and HW designers/verifiers work different parts of the curve
- Transaction level moves HW-SW co-design to a new curve

TLM allows complex SoC platforms to be simulated accurately enough for architectural exploration, firmware development and verification use models

Transactions & Transfers



Transactions & Transfers

- Transfer

- Groups all attributes ("Pins") that have the same timing
- Represents the relevant events of a transaction
 - A transfer can be send when its attributes are allowed to be driven on the bus, but not later.
 - A transfer can be send only once
- Performs uni-directional data exchange
 - Between bus master, bus slave and the bus
- The attributes have the same direction as the transfer

TLM API

All the API are non-blocking

Transactions	Transfers	Transfer Name	Attribute
<code>port.getTransaction()</code>	<code>port.getTrfName()</code>	ReqTrf	ReqMode
<code>port.canSendTransaction()</code>	<code>port.canSendTrfName()</code>	GrantTrf	—
	<code>port.canReceiveTrfName()</code>		
<code>port.sendTransaction()</code>	<code>port.sendTrfName()</code>	AddrTrf	Address Type AccessSize Kind Group BurstWrap (etc...)
	<code>port.sendDelayedTrfName(delay)</code>	WriteDataTr	WriteDat
		ReadDataTr	ReadData
		EotTrf	Status

In bus clock
cycles

port = TLM port

© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

TLM API

- Transfer sensitivity
 - allows to query the timing of the bus to find out when attributes can be send/received
 - Prevents the user from violating the bus timing
 - Does not force the user to code the timing of the bus in an FSM in every peripheral
 - Provides a generic coding style that allows to re-use peripherals within a certain class of buses
- All the attributes of the transaction can be accessed from a transfer
 - Prevents unnecessary bookkeeping in every peripherals in case of pipelined protocols


© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

TLM : Bus simulator

Sending and Receiving transfers



© CoWare, Inc. 1997-2003


CoWare Confidential

CoWare

Concepts: Sending a transaction

```
if (P.getTransaction()) {
    P.Transaction->setAddress(0x1000);
    P.Transaction->setType(tlmWrite);
    P.Transaction->setWriteData(0x2000);
    P.sendTransaction();
}
```

Bus model handles transaction as if all transfers were sent with the correct timing.




© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Concepts: Sending/Receiving transfers



TLM process

A systemC process can be sensitive to a transfer event.

The bus simulator will trigger this process whenever an action from the initiator or the target is allowed.

- Send or receive transfer

```
SC_MODULE (MyModule)
{
    TLMTargetPort port;
    void send_address() {
        ...
    }
    SC_CTOR(MyModule) {
        SC_METHOD(send_address);
        Sensitive << port.getSendAddressTrfEventFinder();
    }
}
```

Static sensitivity

Target : Write transaction, 0 wait, Ok response (2)

Coding style: static sensitivity to transfer
(Equivalent to previous example)

```
SC_METHOD(receiveWriteData);
sensitive << p_bus.getReceiveWriteDataTrfEventFinder();
dont_initialize();

SC_METHOD(sendEot);
sensitive << p_bus.getSendEotTrfEventFinder();
dont_initialize();

void receiveWriteData() {
    P1.getWriteDataTrf();
    myVar = P1.WriteDataTrf->getWriteData();
}

void sendEotTrf() {
    P1.sendEotTrf();
    myVar = P1.getWriteDataTrf()->getWriteData();
}
```

Either one can be used in case of sensitivity to the specific transfer

© CoWare, Inc. 1997-2003

CoWare Confidential


CoWare

Target : Write transaction, 0 wait, Ok response (3)

```
void receiveWriteData() {
    P1.getWriteDataTrf();
    myArray[P1.WriteDataTrf->getAddrTrf()->getAddress()] =
    P1.WriteDataTrf->getWriteData();
}

void sendEot () {
    P1.sendEotTrf();
}
```

Provides access to the address transfer and its attributes




© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Transactional Bus Simulator

- A complete off-the-shelf solution
- Fully models the AMBA 2.0 bus specification at the transaction-level
- Innovative CoWare technology optimizes performance while retaining cycle accuracy
- Fully SystemC 2.0 compliant



© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare


CoWare tools

© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

ConergenSC product family: Platform Creator




© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Platform Creator Usage – Platform-based Design



© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Platform Creator Usage – Top-down Design

The screenshot shows the Platform Creator software interface with the following components and annotations:


- 1. New Workspace:** Points to the 'Platform Creator - system.vhdl' window title.
- 2. Open Scenario Library:** Points to the 'SYSTEM_LIBRARY' pane on the left.
- 3. Open TLM Platform:** Points to the 'TOP/SOFTWARE_ARM926EJS_AHB_TLM_Model' project in the 'Hierarchy' pane.
- 4. Open UT specification (application):** Points to the 'key1' block in the main diagram.
- 5. Partition the HW and SW blocks:** Points to the 'SOFTWARE_ARM926EJS' block in the 'Hierarchy' pane.
- 6. Resolve the abstract channels:** Points to the 'ctrl1' block in the 'SOFTWARE_ARM926EJS' sub-hierarchy.
- 7. Set the memory map and parameters:** Points to the 'ctrl1' block in the 'SOFTWARE_ARM926EJS' sub-hierarchy.
- 8. Export the system:** Points to the 'ctrl1' block in the 'SOFTWARE_ARM926EJS' sub-hierarchy.

Additional annotations include:

- Double-click here to view the SW blocks:** Points to the 'ctrl1' block in the 'SOFTWARE_ARM926EJS' sub-hierarchy.
- Select an object in SYSTEM_LIBRARY, Diagram or select a port/continuous range bus pair in Diagram:** Points to the main diagram area.

© CoWare

System-Level Analysis ConvergenSC System Designer




- **Superior Hardware, Software, Memory, and Bus Analysis for SystemC**
 - Which masters and slaves should be on which bus layer?
 - Is the cache the right size?
 - How much memory is needed?
- **Comprehensive APIs**
 - Fully customizable data collection and display
 - Fully accessible to designer

Enables the Right System Architecture, Performance, and Embedded SW Trade-offs Sooner

Mixed Language SystemC-HDL Simulation

- Use Verilog and VHDL models
 - To verify implementation
 - For legacy IP re-use
- ConvergenSC supports the following simulators:
 - Cadence NC-Sim
 - Synopsys VCS
 - MTI modelsim
- Capabilities:
 - Automated SystemC-HDL executable generation
 - Fast, single process simulation
 - Multiple HDL blocks
 - Mixed HDL language (if supported by HDL sim.)




© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

LISATEK product family

- Flexible platforms...include more processors
- Embedded FPGA to allow customers to extend processor instruction set
- LISATek offers a complete design flow for ASIPs
 - Allows existing designers to automate processor development
 - Creates ISS, C Compiler and S/W development tools
 - Synthesises RTL from processor description
- ConvergenSC offers the best solution for designing platform



© CoWare, Inc. 1997-2003


CoWare Confidential

CoWare

LISA 2.0 – Instruction Set Modelling

• *Design complex instruction sets*

- Integrated design environment (GUI)
- Hierarchical description style
- Instruction (binary) encoding
 - Arbitrary bitwidth and format
- Instruction (assembly) syntax
- Hardware Behavior
 - Pure C or C++ code
 - Integration of existing libraries
 - Additional data-types ease modeling



© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Integrated Simulator-Debugger-Profiler

• *Immediately explore the architecture prototype*

© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

Debugger


The screenshot displays the CoWare debugger interface with several key components highlighted by yellow boxes and labels:

- Coverage:** Located at the top right, it shows a list of code blocks with their respective coverage counts.
- Source Profiling:** Located in the middle left, it displays a table of function names, calls, and steps.
- C/C++ Variables:** Located in the middle right, it shows a list of variables and their current values.
- Backtrace:** Located at the bottom left, it shows the current call stack.
- GDB Command Line:** Located at the bottom right, it shows the GDB command prompt and input.

At the bottom of the debugger window, the text "CoWare Confidential" is visible.


CoSy compiler system (ACE)

- Universal retargetable C/C++ compiler
- Extensible intermediate representation (IR)
- Modular compiler organization
- Generator (BEG) for code selector, register allocator, scheduler
- Permits building working compilers quickly



C-Compiler GUI approach

- **Analysis tools** extract as much compiler information as possible from LISA model (e.g. instruction latencies, registers, ASM syntax)
- **GUI guided** extension and refinement by user (e.g. code selection, stack layout, type bitwidths)
- Emission of **compiler description file**




© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

RTL generation GUI



© CoWare, Inc. 1997-2003

CoWare Confidential

CoWare

CoWare ESL Solution Flow

